This paper pi-esents a new dual-substrate technique used to overcome the small rail-to-rail supply voltage headroom available for shoif channel length CMOS technolop. The technique is applied on a full-rate CMOS phase detector (I'D) hi-Synchronous Optical Ndwork (SONET) OC-I92 %stems. A sample-andhold PD for IO-Gb/s Non Return Zero (NRZ) data implemented in a standard 0.18pm CMOS technology is presenred. The measurement results show that a linear range.mith no dead zone on phase cnor from -dZ to d 2 is achieved. The core circuit dissipates a total power of 14.9 mW from : I +I-1.6 V supply.
Introduction
As CMOS technolop advances to skiorler channel lengths for high speed applications, smaller rail-to-rail supply voltages make cascode configurations with more es difilcult to implement. fi-om poor conduction in in low current transistor models, lower SNR and operating frequencies [I] . In this paper, a dual-substrate technique is used to ovcirome the low voltage limitation problem of shnrl channel length 'CMOS technologies. This technique is applied to a cascode PI1 design.
illenging task in gigabit optical communication ~' is the design of the Clock and.Data Recovery block in.the receiver. In the CDR, the Phase Detector (PD) is a critical module and directly affects the stkcture and peiformance of the CDR. ?he difficulty lies on the €act that camparing the phase difference of a IO-GHz clock and a IO-Gb/s data signal is stretching the CMO'S technology. In oi-der to achieve this very high speed phase detection, PD is usually designed in GaAs or bipolar technologies; or CDK with half-rate structure or frequency divider is generally used. However, these designs stmggle from high power consuniption and poor jitter performance with slow settling time respectively.
Thei'efore; a full-rate CMOS PD design will be discussed in this paper. As no paper or jouinal has revealed detailed design and implementation of CMOS PD at the IO-Ghz range' [Z] ; the result; cannot be compared with other works here. It is interesting to note that the PD developed can be used as a high speed low power master-and-slave flip-flop. Here, the P-well of the NMOS transistor is reverse biased to the surrounding N-well and Deep N-well. The N-well of the PMOS transistor is reverse biased to the surrounding P-substrate. The rail-to-rail voltage is now 3.2V instead of 1.6V. The Deep N-well and P-substrate junction is not forward biased unless the P-sutistrate is pulled up to 0.6V. Therefore, cautious layout is fequired with an abundance of P+ contacts on the P-substrate to avoid its voltage from building up.
Design and Implementation
One added advantage of this structure is that each transistor can be individually isolated so substrate current or noise is subsided.
Phose Detector. 
